09/02 Dipesh
Recruiter at Ethos

Views:136 Applications:4 Rec. Actions:Recruiter Actions:0

VLSI Engineer - System Verilog (5-10 yrs)

Ahmedabad/Bangalore/Gandhinagar/Pune/Vadodara/Baroda Job Code: 409825

RESPONSIBILITIES :

- Understand the standards/specifications

- Architecture development and documenting implementation level details

- Hands on work for every aspect of verification cycle

- Responsible for the compliance with the latest Methodologies

- Define Functional Coverage matrix and Comprehensive Test plan

- Regression management and functional coverage closure

- DUT integration and verification for IP delivery sign-off

Required Skills & Experience :

- 5+ years of experience in the relevant field

- Hands-on experience of complete verification cycle with strong verification concepts

- Verilog, SystemVerilog and UVM expertise

- Experience in any Processor based system, SoC, AMBA System bus and DMA concepts

- Hands on work experience on any of DDR/PCIe/Eth/USB/SATA/DP/HDMI/MIPI etc.

- Scripting for automation, release process, simulations, regressions

 -Good command over written and oral communication

Desirable Skills & Experience :

- Lead the DUT-verification phase with 2 or more junior engineers

- Experience in FPGA based pre-silicon verification

if interested please call me 8319183291 / 8290025044 or apply here

Add a note
Something suspicious? Report this job posting.