20/06 Sai Deepika
Team Leader at Corporate Ladder

Views:445 Applications:40 Rec. Actions:Recruiter Actions:38

Verification Engineer - System Verilog/C++/C (3-8 yrs)

Bangalore/Hyderabad/Noida Job Code: 335482

- Must have good knowledge on the verification flows

- Excellent hands-on debug skills and problem solving attitude.

- Experience of working in complex test-bench/model in Verilog, System Verilog or SystemC

- Experience of working on Functional Verification, SoC Verification, Emulation

- Good in programming : System Verilog, PLI/DPI interface, C/C++, PERL/Shell script, assembly language

- OVM/UVM Methodology knowledge and experience

- Must have good communication skills and the ability to work in a team environment.

- Preferably having experience in architecture such as x86 or ARM domain based SOCs

Add a note
Something suspicious? Report this job posting.