Manager at Alta Meta Consultants Pvt Ltd
Views:194 Applications:13 Rec. Actions:Recruiter Actions:5
Verification Design Engineer - System Verilog/Specman/SoC (3-10 yrs)
- Experience with SV+UVM/OVM/VMM or Specman/eRM/UVMe
- Experience with SOC with C/ASM based tests, Graphics or CPU is an added advantage
- SOC - System on Chip Verification; lot of IP's (100 .)
- Proficient on protocols - AXI, AHB, USB, PCIe, DDR, LPDDR, HDMI, MIPI, Ethernet.
- Should have good understanding of Digital Design Flow (CDC, Low Power, HDL Simulation, Synthesis) & Tools
- Preferred to have know-how of ARM Cortex-A series Cores like A7 ; AMBA Busses - AXI, AHB, ATB, APB and Associated Peripheral / Debug components.
- Experience of working in complex test-bench/model in Verilog, System Verilog or SystemC
- System Verilog - Language like C
- UVM - methodology
- Specman e Language
- Methodology used is eRM
- ARM based processor on above lot of IP configured, 5 - 10 ARM core, IP's like PCI, USV, Ethernet, SPI, Sadus, Memory controllers, DDR, I2C
This job opening was posted long time back. It may not be active. Nor was it removed by the recruiter. Please use your discretion.