30/05 Sudharsan G
Manager - Talent Acquisition at Tessolve Semiconductor Pvt Ltd

Views:54 Applications:4 Rec. Actions:Recruiter Actions:0

Tessolve - RTL Design Integration Engineer - Verilog/PCI-e (4-12 yrs)

Bangalore Job Code: 450002

RTL Design / Integrations

Business Unit : VLSI- Digital

Location : Bangalore

Exp : 4 to 12 years

No of Position : 5

Job Description :

- Responsibilities include RTL development, resolving system-level challenges, architecting, implementing, documenting and validating the memory controller IP cores.

- Familiar with different aspects of IP development: micro-architecture, RTL & TB implementation.

- Demonstrated success in completing projects using high-speed logic design.

- Experience with synthesis, Lint, CDC, and LEC.

- Knowledge of protocols such as PCI-Express, RapidIO, NVM Express and LP DDR2/LP DDR3.

- Candidate must have excellent Verilog and System Verilog concepts, and experience in verification of complex RTL designs and validating them on the boards is an added advantage.

- Working knowledge of UNIX environment and scripting languages (PERL, Python/TCL etc) desired.

- Strong analytical skills with attention to detail

- Excellent written & verbal communications skills.

- Very good leadership skills

Qualification - Any Engineering Degree or equivalent practical experience.

Add a note
Something suspicious? Report this job posting.