Manager - Talent Acquisition at Tessolve Semiconductor Pvt Ltd
Views:65 Applications:3 Rec. Actions:Recruiter Actions:0
Tessolve - ASIC Synthesis - System Verilog/VHDL (4-10 yrs)
- Good understanding of VHDL or System Verilog.
- Synthesis, LEC, low power checks, Memory BIST insertion, SDC validation.
- Development of signoff quality SDC constraints and the development of power intent constraints.
- May also include running RTL Lint, CLP, MEMBIST, DFT DRC etc.
- TCL script development in addition to running/analyzing/debugging designs.
- Hands-on with Synopsys DC/DCT/DCG/DE-Explorer.
- Hands-on with Synopsys Prime Time including SDC constraint development for complex blocks with many clock domains.
- Hands-on with Cadence Conformal LEC and Cadence Conformal Low Power including UPF development
- Experience with either RTL development or Physical Design is also a plus.
Qualification : Any Engineering Degree or equivalent practical experience.