12/07 121 Hiring Private Limited
Recruiter at 121 Hiring Private Limited

Views:62 Applications:0 Rec. Actions:Recruiter Actions:0

Senior DFT Engineer - Verification/ATPG (4-10 yrs)

Hyderabad Job Code: 467031

JD :

- Senior DFT engineer with 4-5 full chip DFT implementation and verification of scan architectures, JTAG, memory BIST, ATPG.

- The engineer should be well versed in Verilog/VHDL RTL coding, experienced in using Mentor DfT tools and Cadence tools.

- The engineer needs to have hands on experience in scan insertion, JTAG, ATPG DRC and coverage analysis, Simulation debug with timing/SDF.

- The engineer with experience on debug and root cause the problem in simulation failures.

- Self-motivation, flexibility, with strong inter-personal skills. Effective communication skills, oral and written skills.

Women-friendly workplace:

Maternity and Paternity Benefits

Add a note
Something suspicious? Report this job posting.