05/12 Mansi Bhutani
IT Recuriter at Infinity HR

Views:785 Applications:47 Rec. Actions:Recruiter Actions:6

Senior Designer - Physical Implementation - VHDL/Verilog/Synopsys (3-10 yrs)

Noida Job Code: 387567

Role Purpose :

- The Physical Implementation Senior Designer covers all the steps in the back-end digital design flow from Netlist to Tape-out, for complex ASIC/SoC designed using leading edge SOI/FinFET technologies (28nm,16nm/14nm,7nm).

Detailed Responsibilities description :

- Pad Ring Definition / Pin assignment, Floorplanning and Block Placement

- Cell Placement, Clock Tree Synthesis, Routing

- Full chip assembly and integration

- Layout Extraction, Back Annotation and Delay Calculation

- Layout Verification (DRC/LVS/DFM), EM checking, Power Analysis

- Timing Closure at subchip and full-chip level - ECO timing loops

- Chip Finishing (FEOL tiles / BEOL tile / Embedded metrology)

Skills :

Must have skills :

- Verilog/VHDL basic language

- Knowledge on CAD tools for ASIC layout design, verification, floorplanning and timing analysis from vendors such as Synopsys, Cadence, Mentor Graphics are a must for this position:

- Cadence Innovus, Synopsys ICC2

- Mentor Calibre

- Synopsys Design Compiler, Synopsys PrimeTime, Synopsys Formality

- Cadence Tempus

- Linux operating system, cshell and tcl language

Good to have skills: Basic knowledge on DFT tools as following ones: Synopsys Test Compiler, Synopsys DFT Compiler, Synopsys Tetramax

Add a note
Something suspicious? Report this job posting.