30/11 Uma Polepalli
Recruiter at Dipsons

Views:223 Applications:21 Rec. Actions:Recruiter Actions:5

RTL Design Engineer - FPGA/SoC (3-10 yrs)

Bangalore Job Code: 386121

RTL Design :

Description :

- Minimum of 3+ experience in RTL Logic design.

- RTL Integration experience at Subsystems/SoC

- Candidate should have Worked on RTL Lint, Lintra or Spyglass-Lint design flows

- Required Experience in CDC analysis.

- Required Experience on Febe flow (Design Compiler, fev) - For Logic handoff to Backend team

- Should have Worked on UPF, Spyglass-LP design flows

Areas of interest are (expertize in any one of them) :

- Domain (a) : RTL design for digital signal processing logic design (in Verilog), like a filter, FFT, matrix operations, control, etc.

- Domain (b) : FPGA, Ethernet packet processing (hardware acceleration), (de-) packetizing modem data for e-CPRI.

Domain (c) : RTL design for SERDES interfaces - FPGA systems

Qualification : B.E/B.Tech or M.E/M.Tech/M.S in Electrical or Electronics

Add a note
Something suspicious? Report this job posting.