Senior Requirement Consultant at Resource Weaver
Views:81 Applications:13 Rec. Actions:Recruiter Actions:1
Physical Design Engineer - Synthesis/ASIC (3-6 yrs)
3 -6 Year of experience in Physical Design.
Responsible for Constraints generation at IP level and Top Level, IP Level Synthesis, Full chip timing analysis, timing closure and support to Physical Design team.
Mandatory Skills :
1) Hands on experience in synthesis & STA and handled at least 2 to 4 complex ASIC / SOC tapeouts.
2) Expert in synthesis of complex SoCs block / top level and timing closure concepts including developing timing contrasts, validating the functional & test mode timing constraints from scratch and sign off.
3). Experience with Topographical and Power aware synthesis is must.
4). Experience of low power design methodologies and high performance designs.
5). Exposure and understanding of DFT concepts is essential.
6). Strong script programming skills including PERL and TCL.
Desired Skills :
1) In depth knowledge and hands on experience in understanding the design and developing the timing constraints both at block and SOC level, decision on timing modes and the corners.
2) Expert in design knowledge to suggest multiple types of design changes for better synthesis and timing closure
3) Experience in developing timing contrasts, validating the functional & test mode timing constraints from scratch and and sign off at IP Level and Top Level
4) Experience of Synthesis environment creation and development of reference flow at module level and top level.
5) Expert in low power design methodologies and Topographical and Power aware synthesis.
6) Experience with Primetime, Design Compiler, Formality, and Spyglas
- Exhibit that flexibility to understand architectural challenges and come up with smart implementation methodologies
- Hate traditional ways of execution carve out something different; that enhances PPA quality && at the same time shrink time-to-market cycles
- Envision themselves to be experts in some domain; in the long run (Synthesis, STA, Low Power Implementations, Clocking, Power Networks, DRC/LVS
Education : B.E /B.Tech
Location : Bangalore