15/05 Prince
Staffing Specialist at Mirafra Technologies

Views:2432 Applications:307 Rec. Actions:Recruiter Actions:55

Mirafra - RTL Design Engineer - Verilog/Synopsys (2-10 yrs)

Bangalore Job Code: 444365

RTL Design Engineer

- Knowledge in Verilog/VHDL Expertise in Spyglass Lint/CDC checks and waiver creation

- Expertise in Synopsys Design Compiler Synthesis

- Expertise in formal verification with Cadence LEC

- Good knowledge in gate-level simulation and debugging issues

- Understanding of RTL to GDS flow

- Expertise in Perl, TCL language is a plus.

Women-friendly workplace:

Maternity and Paternity Benefits

Add a note
Something suspicious? Report this job posting.