23/10 Soumya
HR at Agilehealthtech.com

Views:91 Applications:5 Rec. Actions:Recruiter Actions:0

Logic Design & Verification Engineer - SoC/RTL/ASIC (4-8 yrs)

Bangalore Job Code: 373671

Role : Logic Design and Verification

Experience : 4-8 Years

Location : HSR Layout, Bangalore

Job Description :

1. Lead position in the Logic Design/Verification team.

2. This position requires at least 3 - 8 yrs of relevant industry experience.

3. Candidate will be involved in logic design and developing Testbench for the Block / Cluster, Testcases, Test plans and Functional as well as Code coverage.

4. Candidate will work on verification of complex SoCs / IPs and provide technical leadership to the team.

5. Candidate will develop expertise in multiple areas of verification, RTL, power aware simulations, drive verification closure, timing closure, formal verification and equivalence checking on complex modules using System Verilog/UVM based methodology.

Skills Required :

1. Good understanding of ASIC design, verification concepts, techniques and process from test plan to coverage completion.

2. Prior Experience of verification of complex SoCs / IPs in a leading role in multiple areas of verification, RTL, power aware simulations, drive verification closure, timing closure, formal verification and equivalence checking on complex modules using System Verilog/UVM based methodology.

3. Strong Hands-On experience with Verilog/System Verilog and UVM/OVM/VMM.

4. Experience in project planning, resource allocation, scheduling and status reporting.

5. Should be a good mentor and guide for junior engineers in the team.

6. Minimum 8 years of experience in Logic Design/Verification.

Add a note
Something suspicious? Report this job posting.