22/11 Shankar
Recruiter at Freelancer

Views:59 Applications:4 Rec. Actions:Recruiter Actions:0

IP Verification Engineer - Verilog/Debugging (3-10 yrs)

Bangalore Job Code: 382950

- Strong experience in IP level Verification

- Strong communication Skills

- Excellent hands-on debug skills

- Strong working knowledge of UNIX environment and scripting languages such as Perl or Python

- Experience of working in complex test-bench/model in Verilog, System Verilog or SystemC

- OVM/UVM Methodology knowledge and experience

- Must have good knowledge on the verification flows

- Knowledge on one of PCIe, USB, MIPI and NVM-Express protocols will be preferred

- Knowledge of system-level architecture including buses like AXI/AHB, bridges, AXI interconnects

- Excellent waveform debug skills using front end industry standard design tools like VCS, NCSIM, Verdi, ModelSim

Add a note
Something suspicious? Report this job posting.