07/08 Manjula Kumbar
Semiconductor Recruiter at Swedium Global Services

Views:476 Applications:38 Rec. Actions:Recruiter Actions:22

FPGA Verification Engineer - RTL/System Verilog (5-12 yrs)

Overseas/International/EU/Finland Job Code: 477664

Skills :

Total Experience : 5+ Years

Description :

- RTL verification of FPGAs

- Good knowledge of system Verilog/Verilog

- Good knowledge in Verification methodologies, preferably UVM

- Knowledge of scripting language preferably in Python and Perl

- Test environment in Python and Perl

Women-friendly workplace:

Maternity and Paternity Benefits

Add a note
Something suspicious? Report this job posting.