20/06 Godlin
IT Recruiter at Merrin & Associates

Views:131 Applications:10 Rec. Actions:Recruiter Actions:9

FPGA Verification Engineer - RTL/ASIC (5-12 yrs)

Bangalore Job Code: 335433

- Verification of high speed FPGA ( FPGA RTL Verification is required), ASIC is added advantage

- Block/subsystem/chip level functional verification

- Implement verification environment independently using high level verification languages like System Verilog

- Understand and execute the existing verification flows and improve the framework

- Communicate and coordinate with designers and stake holders to verify design correctness

- Contribute to verification methodology development and implementation

Job Requirements :

- 5-12 years of industry hands-on experience in verification

- Bachelors/Masters in Electronics Engineering

- Proven experience in high level methodology based verification on block/chip level

- Strong communication skills

- Knowledge of PCIe or similar protocol will be an added advantage

- Knowledge of FPGA design and development flow is a plus

- OVM/UVM methodology based implementation experience is desirable

- Experience in developing and implementing coverage driven verification plan will be a plus

Educational : BE/B.Tech/M.Tech

Add a note
Something suspicious? Report this job posting.