08/10 Sheetal Rani
Consultant at CareerNet Technologies Pvt Ltd

Views:137 Applications:16 Rec. Actions:Recruiter Actions:1

FPGA Design Engineer - VHDL/DSP (2-10 yrs)

Noida Job Code: 368853

Responsibilities:

- Define and architect high performance FPGA Blocks that power Software Defined Ration (SDR)

- Simulate and verify logic design for maximum throughput

Minimum Requirements :

- Experience with RF Design using Verilog or VHDL for Xilinx FPGAs

- Experience with DSP flows on simulation software, including Vivado and Mathworks MATLAB, Simulink

Add a note
Something suspicious? Report this job posting.