Recruitment Operation Head at Management Consulting
Views:51 Applications:2 Rec. Actions:Recruiter Actions:1
DFT Engineer - RTL Design (4-10 yrs)
Excellent open position with Top Tier Semiconductor MNC based in Bangalore
Qualification : B.E/B.Tech or M.E/M.Tech/M.S in Electrical or Electronics
Notice : Should be willing to join in 45 days max
(DFT)- Design for testability :
- Consultation for test solutions during design planning/budgeting.
- Test methodology design rules checking during RTL coding stages.
- Implementation of design for test (DFT) compression, automatic test generation (ATPG) for single stuck at (SSAF), Transition Delay Fault, Cell-aware faults, and other advanced fault models
- Experience in JTAG, MBIST, Scan Compression, ATPG, Fault Simulation.
- Experience with industry ATPG tools Synopsys Tetra MAX, Cadence Encounter Test or Mentor Fast Scan ATPG tools Synopsys DFT scan insertion.
- Experience with industry simulation tools such as VCS, Modelsim, NC Verilog etc.
- Architect and implement solutions for built-in self-test (Memory and Logic BIST) circuitry to test devices in the field.
- Participation in customer's design and flow reviews.
- Diagnostics analysis and debug.
- Provides methodologies for test automation flow integration with design planning, RTL analysis, logic synthesis, physical design and sign-off verification tools (static timing, simulation, formal verification).
- Develops white-papers on methodology and other documentation as may be required for projects.
- Provides technical support/expertise for customers operating Synopsys test automation tools in a wide variety of application scenarios.
- Provide technical leadership and Mentor other people in the team.
- Experience with Design-for-Test tools, flows, and methodologies