04/12 Manjula Kumbar
HR - Technical Recruiter at Indium Global Services Pvt Ltd.

Views:43 Applications:5 Rec. Actions:Recruiter Actions:2

ASIC Verification Engineer - System Verilog/Python (5-12 yrs)

EU/Sweden Job Code: 387499

Required qualifications: Experience-8+ Years

- Experience of evaluating and creating UVM test bench architectures

- Experience of creating UVM test benches with TLM reference models

- Experience in using the System Verilog/UVM tools and methodology for IP verification.

- Excellent programming skills (SV, VHDL).

- Good scripting skills using e.g. Python, TCL and/or Perl.

- Knowledge about Agile ways of working is a plus.

Good to have :

- Experience from high speed interface, i.e. Ethernet.

- Experience in system level verification.

- Knowledge about Formal verification.

- Knowledge in programming C, C++ and System C.

Add a note
Something suspicious? Report this job posting.